High Speed CMOS VLSI Design Lecture 8 : Circuits & Pitfalls ( c ) 1997
نویسنده
چکیده
This lecture concludes the study of dynamic gates by computing their logical effort and exploring how the use of dynamic gates impacts the optimal gain per stage of paths. It then catalogs various circuit pitfalls which must be avoided in all circuit families. It concludes by describing a plethora of circuit families, some of which are useful in special applications, and many of which are best avoided.
منابع مشابه
High Speed CMOS VLSI Design Lecture 14 : Asynchronous Logic ( c ) 1997
Many styles of asynchronous circuits are mathematically fascinating, but practically useless. In particular, “delay insensitive” circuits which make no assumptions whatsoever about the relative delays of elements are generally useless because they involve tremendous overhead determining when logic has completed. We will avoid these types of circuits and focus on circuits which make a limited nu...
متن کاملHigh Speed CMOS VLSI Design Lecture 5 : Interconnect LRC ( c ) 1997
As feature size continues to scale, transistors get progressively faster. Interconnect, however, slows down because smaller wires packed more densely have higher resistance and capacitance. Thus, wire delay accounts for a significant and growing portion of overall path delay on many modern circuits. Understanding how such delays will scale with advances in process technology is important when c...
متن کاملHigh Speed CMOS VLSI Design Lecture 4 : Interconnect RC ( c ) 1997
Once upon a time, the delay of a circuit was well approximated as the sum of the delays of the gates. Wires could be viewed as equipotential nodes that instantly carried the voltage to all ends. As transistors have shrunk, the relative delay of gates has decreased. At the same time, the delay of wires per unit length has actually increased. Thus, wires now are a very important part of total delay.
متن کاملHigh Performance VLSI Design Using Body Biasing in Domino Logic Circuits
Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favored in high performance designs because of the speed advantage offered over static CMOS logic circuits. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power Consumption. Dynamic CMOS circuits, featuring a high spee...
متن کاملInput Pattern Classification for Detection of Stuck-ON and Bridging Faults Using I/sub DDQ/ Testing in BiCMOS and CMOS Circuits
Quiescent power supply current monitoring (looa) has been shown to be effective for testing CMOS devices. BiCA4OS is emerging as a major technologv for high speed, high performance, digital and mixed signal applications. Stuck-ON faults as well as bridging faults in BiCMOS circuits cause enhanced IDDo. An input pattern classi$ation scheme is presented for detection of stuck-ONhridging faults ca...
متن کامل